# UNITED STATES PATENT AND TRADEMARK OFFICE

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|---|---|---|---|
| 10/685,028 | 10/14/2003 | Andrej Kocev | 200208956-1 | 4863 |

22879      7590      10/16/2007
HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

| EXAMINER |
|---|
| BROWN, MICHAEL J |

| ART UNIT | PAPER NUMBER |
|---|---|
| 2116 | |

| MAIL DATE | DELIVERY MODE |
|---|---|
| 10/16/2007 | PAPER |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

| | Application No. | Applicant(s) |
|---|---|---|
| *Office Action Summary* | 10/685,028 | KOCEV ET AL. |
| | Examiner | Art Unit | |
| | Michael J. Brown | 2116 | |

-- *The MAILING DATE of this communication appears on the cover sheet with the correspondence address* --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1)☒ Responsive to communication(s) filed on <u>27 June 2007</u>.

2a)☐ This action is **FINAL**.     2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4)☒ Claim(s) *1-18* is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-18* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

**Application Papers**

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on <u>14 October 2003</u> is/are: a)☒ accepted or b)☐ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a)☐ All   b)☐ Some * c)☐ None of:

      1.☐ Certified copies of the priority documents have been received.

      2.☐ Certified copies of the priority documents have been received in Application No. _____.

      3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

    * See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) ☒ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ .

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1.    Determining the scope and contents of the prior art.
2.    Ascertaining the differences between the prior art and the claims at issue.
3.    Resolving the level of ordinary skill in the pertinent art.
4.    Considering objective evidence present in the application indicating obviousness or nonobviousness.

1.    Claims 1-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Harrell(US Patent 5,682,554) in view of Tardieux et al.(US Patent 7,114,093).

As to claim 1, Harrell discloses a system(computer system 20, see Fig. 2),

comprising a timing logic unit(down counter 25, see Fig. 2) coupled to produce a

predetermined number of pulses(PRESET VALUE, see Fig. 2) in response to a

transaction request(IN_CLK, see Fig. 2) transmitted from a source device(host

computer 22, see Fig. 2) to a target device(graphics processor 21, see Fig. 2), wherein

the timing logic unit is configured to generate a time expired signal(ALMOST_FULL, see

Fig. 2) upon producing a last one of the predetermined number of pulses(PRESET

VALUE, see Fig. 2).  However, Harrell fails to specifically disclose a processor for

executing program instructions configured to programmably alter a rate at which the predetermined number of pulses are produced by the timing logic unit, thereby adjusting an expiration period for completing a transaction cycle associated with the transaction request.

Tardieux teaches a processor(finite state machine 320, see Fig. 3A) for executing program instructions(instructions corresponding to a protocol program; see column 7, lines 24-25) configured to programmably alter a rate(predetermined rate; see column 7, lines 53-54) at which a predetermined number of pulses(predetermined number of pulses; see column 7, line 53) are produced by a timing logic unit(clock generator 360, see Fig. 3A), thereby adjusting an expiration period(amount of execution time; see column 7, line 54) for completing a transaction cycle associated with the transaction request(see column 7, lines 51-63). It would have been obvious to one of ordinary skill in the art at the time the invention was made to add Tardieux's finite state machine 320 to Harrell's computer system 20 in order to control shifting of bits from a shift register(see Tardieux Abstract, lines 2-3). The motivation to do so would have been to improve data throughput and the ability to provide data according to a multitude of data protocols(see Tardieux Abstract, lines 6-8).

As to claim 2, Harrell discloses the system wherein the program instructions are configured to programmably decrease the rate for increasing the expiration period(see column 8, lines 5-19).

As to claim 3, Harrell discloses the system wherein the program instructions are configured to programmably increase the rate for decreasing the expiration period(see column 8, lines 5-19).

As to claim 4, Harrell discloses the system wherein the timing logic unit is arranged within at least one of the source and target devices(see column 4, line 66-column 5, line 6; and column 14, lines 4-11).

As to claim 5, Harrell discloses the system further comprising a carrier medium(lines 41 and 43, see Fig. 2) configured to transfer information associated with the transaction cycle between the source device and the target device.

As to claim 6, Harrell discloses the system wherein the carrier medium comprises one or more buses within a computer system, such that the source and target devices are each arranged within the computer system(see column 6, lines 10-11 and lines 31-32).

As to claim 7, Harrell discloses the system wherein the carrier medium comprises a wired or wireless network interface for coupling the system to one or more additional systems, such that the source device is arranged within the system and the target device is arranged within one of the additional systems, or vice versa(see column 6, lines 10-11 and lines 31-32).

As to claim 8, Harrell discloses a computer system(computer system 20, see Fig. 2), comprising a source device(host computer 22, see Fig. 2) configured to initiate a transaction cycle(CYCLE_STALL_HC, see Fig. 2) by sending a transaction request(IN_CLK, see Fig. 2) to a target device(graphics processor 21, see Fig. 2); a

timing logic unit(down counter 25, see Fig. 2) arranged within the target device, wherein

the timing logic unit comprises a time register(register 27, see Fig. 2) for storing a

predetermined expiration value(PRESET VALUE, see Fig. 2). Harrell also discloses a

first counter(down counter 25, see Fig. 2) for receiving a number of pulses

corresponding to the predetermined expiration value, and generating a time expired

signal(INTERRUPT_HC, see Fig. 2) upon receipt of a last one of the number of

pulses(PRESET VALUE, see Fig. 2). However, Harrell fails to specifically disclose a

memory device for storing program instructions configured to programmably alter a rate

at which the number of pulses are received by the first counter, thereby adjusting an

expiration period for completing the transaction cycle.

Tardieux teaches a memory device(memory 330, see Fig. 3A) for storing

program instructions(instructions corresponding to a protocol program; see column 7,

lines 24-25) configured to programmably alter a rate(predetermined rate; see column 7,

lines 53-54) at which a number of pulses(predetermined number of pulses; see column

7, line 53) are received by a first counter(clock generator 360, see Fig. 3A), thereby

adjusting an expiration period(amount of execution time; see column 7, line 54) for

completing a transaction cycle(see column 7, lines 51-63). It would have been obvious

to one of ordinary skill in the art at the time the invention was made to add Tardieux's

memory 330 to Harrell's computer system 20 in order to control shifting of bits from a

shift register(see Tardieux Abstract, lines 2-3). The motivation to do so would have

been to improve data throughput and the ability to provide data according to a multitude

of data protocols(see Tardieux Abstract, lines 6-8).

As to claim 9, Harrell discloses the computer system wherein the program instructions are configured to programmably decrease the rate, thereby increasing the expiration period, if a target-ready signal(clock signal OUT_CLK, see Fig. 2) is not asserted by the target device before the time expired signal is generated by the timing logic unit.

As to claim 10, Harrell discloses the computer system wherein the program instructions are configured to programmably increase the rate, thereby decreasing the expiration period, if a target-ready signal(clock signal OUT_CLK, see Fig. 2) and a source-ready signal(clock signal IN_CLK, see Fig. 2) are asserted by the target device and the source device, respectively, before the time expired signal is generated by the timing logic unit.

As to claim 11, Harrell discloses the computer system wherein the target-ready signal is asserted upon completion of the transaction request by the target device, and wherein the source-ready signal is asserted when the source device is ready to send or receive transaction data, which corresponds to the transaction request, for completing the transaction cycle(see column 5, lines 9-15 and lines 20-25).

As to claim 12, Harrell discloses the computer system wherein the target-ready signal is asserted upon completion of the transaction request by the target device, and wherein the source-ready signal is asserted when the source device is ready to send or receive transaction data, which corresponds to the transaction request, for completing the transaction cycle(see column 5, lines 9-15 and lines 20-25).

As to claim 13, Harrell discloses the computer system further comprising a processor coupled for receiving interrupt signals from a clock source at a fixed rate and for executing the program instructions in response to the interrupt signals(see column 6, lines 18-25 and lines 39-46).

As to claim 14, Harrell discloses the computer system wherein the timing logic unit further comprises a control register(register 28, see Fig. 2) for storing an enable signal, a second counter(down counter 26, see Fig. 2) for generating the number of pulses, and a circuit(interface 23, see Fig. 2) comprising the time register and the first counter, wherein the circuit is coupled to receive the enable signal and at least one of the number of pulses every nth time the processor receives an interrupt signal, wherein `n` is a programmable value selected from a group consisting of any positive, non-zero integer value.

As to claim 15, Harrell discloses the computer system further comprising a primary bus bridge logic unit(lines 40 and 42, see Fig. 2) configured to coordinate transactions between the processor, the memory device, and one or more peripheral devices coupled to the primary bus bridge logic unit over one or more peripheral buses of the computer system.

As to claim 16, Harrell discloses the computer system wherein the timing logic unit is arranged within the primary bus bridge logic unit(see column 4, line 66- column 5, line 6).

As to claim 17, Harrell discloses the computer system wherein the timing logic unit is arranged within the one or more peripheral devices(see column 4, line 66-column 5, line 6; and column 14, lines 4-11).

As to claim 18, Harrell discloses the computer system further comprising a secondary bus bridge unit coupled to the primary bus bridge unit(lines 40 and 42, see Fig. 2) over one of the peripheral buses and having one or more additional peripheral devices coupled thereto, wherein the timing logic unit is arranged within the secondary bus bridge unit and/or within the one or more additional peripheral devices.

## *Response to Arguments*

2.      Applicant's arguments, see Appeal Brief, filed 6/27/2007, with respect to the rejection(s) of claim(s) 1-18 under 35 U.S.C. 102(b) as being anticipated by Harrell(US Patent 5,682,554) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Harrell(US Patent 5,682,554) and further in view of Tardieux et al.(US Patent 7,114,093).

## *Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael J. Brown whose telephone number is (571)272-5932. The examiner can normally be reached Monday-Thursday from 7:00am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571)272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Michael J. Brown
Art Unit 2116